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Abstract
This paper addresses quantum circuit mapping for Noisy Intermediate-Scale Quantum (NISQ) computers.
Since NISQ computers constraint two-qubit operations on limited couplings, an input circuit must be
transformed into an equivalent output circuit obeying the constraints. The transformation often requires
additional gates that can affect the accuracy of running the circuit. Based upon a previous work of
quantum circuit mapping that leverages gate commutation rules, this paper shows algorithms that utilize
both transformation and commutation rules. Experiments on a standard benchmark dataset confirm the
algorithms with more rules can find even better circuit mappings compared with the previously-known best
algorithms.
1 Introduction
Despite the limitation on the number of qubits, types
of operations, and the operation time, NISQ comput-
ers are believed to be useful in the near future for many
applications of quantum chemistry, machine learning,
optimization and sampling [1]. To be able to run a
quantum algorithm on NISQ devices for such applica-
tions, the quantum algorithm is first transformed into
a series of quantum operations (or, quantum gates)
on the quantum bits (or, qubits). It is known that a
set of quantum gates that consists of arbitrary one-
qubit rotation gates and two-qubit controlled-NOT
(or, CNOT) gates is universal, i.e., any quantum op-
eration can be realized by combination of such basic
gates. However, because CNOT gates cannot be ap-
plied on all pairs of qubits of a NISQ device, an input
circuit must be transformed into an output circuit
that obeys the limitation of the device. The transfor-
mation can further limit the usability of the device,
and therefore, a better compiler is one of the most
essential elements to utilize a NISQ device.
In this paper we address the task on how to compile
b1 •
b2 • Rz •
b3 •
b4
(a) Quantum circuit
q1 q2 q3
q4
(b) Coupling graph
Figure 1: Quantum circuit (left), and coupling graph
of a NISQC that limits two-qubit operations (right).
The problem is finding a mapping of {bi} to {qj} and
additional gates so that the circuit can be run in the
NISQC with minimum cost.
a given quantum circuit (i.e., transforming it into an
equivalent circuit) so that it can be run on NISQ
devices. We call such a task quantum circuit map-
ping as it deals with mapping qubits in the given
quantum circuit to the actual qubits of NISQ devices
with necessary additional gates to obey the two-qubit
operational constraints.
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Figure 1a is an example of an input circuit that
uses a single-qubit gate called the phase-shift gate (de-
noted as Rz), and CNOT gates (depicted with vertical
lines whose ends are • and ⊕ denoting the control
and target qubits, respectively). These gates act on
qubits each represented by a horizontal line in the
figure, and are applied from left to right. Figure 1b
is an example of a coupling graph, which is a graph
representing which pairs of qubits can be coupled,
i.e., be applied two-qubit CNOT gates. Currently
available NISQ devices, such as IBM Q systems [2],
are limited by their coupling architecture in the sense
that not all pairs of qubits can be directly operated
due to hardware issues. If we map the qubit bi (as
numbered in the circuit) in Fig. 1a to qi (as numbered
in the hardware) for i = 1, . . . , 4, the CNOT gate
from b3 to b4 is not directly possible. This can be
resolved by swapping control and/or target qubits
with their neighboring qubits until they are adjacent
in the coupling graph. Such swapping can be carried
out by the so-called SWAP gates (Fig. 2a). Another
way to run CNOT gate between non-adjacent qubits
is replacing it by a sequence of CNOT gates. This
composite gate is called Bridge gate, and composed
of four CNOT gates as shown in Fig. 2b. In both
cases, we need to add supplementary gates to the
original circuit, resulting in more noises and computa-
tional time since CNOT gates are noisy and consume
significant amount of time in contrast to single-qubit
gates. Thus, minimizing additional gates in the circuit
mapping is important as it translates into minimizing
the increase of time and noise cost to run the circuit.
Indeed, there has been a large body of work address-
ing the quantum circuit mapping (see Section 2 for
details). However, most of those circuit mappings are
not optimal because they add supplementary gates
layer by layer in the given quantum circuit.
In our recent paper, we argued about the draw-
back of resolving the two-qubit operations layer by
layer in many existing approaches, and showed the
importance of taking into account gate commutation
rules [3]. We demonstrated how four simple commuta-
tion rules, which consists of commuting CNOT gates
and/or single-qubit gates, can lead to quantum circuit
mapping with significantly less number of additional
SWAP gates. In this paper, we further extend the
b1 × b2 • •
=
b2 × b1 •
(a) SWAP gate
• • •
= • •
(b) Bridge gate
Figure 2: Supplementary gates to be used in circuit
mapping
formulation with commutation rules by considering
a choice of inserting Bridge gates instead of SWAP
gates to resolve two-qubit operations on non-adjacent
qubits.
Although SWAP and Bridge gates seem to requires
different number of CNOT gates (three as in Fig. 2a,
and four as in Fig. 2b), a Bridge gate results in run-
ning the CNOT gate, while a SWAP gate only swaps
its two qubits. Thus, the total number of additional
CNOT gates to run a CNOT gate between an uncon-
nected qubit pair is the same for both SWAP and
Bridge gates. However, the SWAP gate permutes
the ordering of the logical qubits, while the bridge
gate does not. Depending on the sequence of gates
afterwards, the selection of SWAP and Bridge gates
can influence the possibility of further reducing the
additional CNOT gates in the mapping. In this pa-
per, we extend the formulation of the quantum cir-
cuit mapping with such possibility of selection and
show corresponding algorithms incorporating both
gate commutation and transformation rules. Experi-
ments on a well-known benchmark dataset show that
the new rules can lead to even better cost of mapping
than known approaches: 14.2% less additional CNOT
gates on average than those without the new rules.
Hence, this paper demonstrates the generality and the
high potential of the formulation of quantum circuit
mapping that takes into account transformation and
commutation rules of quantum gates.
2
2 Motivation and Related
Work
The main contribution of this paper is proposing al-
gorithms using both gate commutation and transfor-
mation rules (i.e., the Bridge gates) that results in
better circuit mappings for existing benchmark cir-
cuits. There have been many studies of quantum
circuit mapping, e.g., those dealing with the circuit
mapping on 1D-chain (known as linear nearest neigh-
bor (LNN)) topology [4, 5, 6, 7, 8, 9, 10], those on
2D-grid nearest neighbor topology [11, 12, 13, 14],
and, like ours, those on the general topology of NISQ
devices [15, 16, 17, 18, 19]. A recent study [20] dis-
cussed the complexity of circuit compilers on NISQ
devices and their search-space structure. However, to
the best of our knowledge, those studies either did
not fully consider the gate commutation rules, or did
not consider transformation rules other than SWAP
gates.
With regards to gate commutation rules, many
previous studies assumed a fixed-layer formulation,
where the layers of a quantum circuit are given as
input and all gates in a layer must be mapped, and
when necessary resolved with SWAP gates, before any
gate in the next layer. A layer is defined as a set
of CNOT gates that can be executed in parallel (see
the top part of Fig. 3). In [3], we pointed out the
drawback of the fixed-layer formulation that may lead
to suboptimal solutions, and proposed a formulation
of circuit mapping that uses the commutation rules
to avoid suboptimal solutions.
The drawback of the fixed-layer approach can be
seen from the circuit in Fig. 1a when the coupling
graph is that in Fig. 1b. The number of additional
SWAP gates by the fixed-layer formulation is two, but
it is one if we allow changing the order of gates by
applying the standard commutation rules of quantum
gates illustrated in Fig. 4. The reason is as follows.
For the circuit in Fig. 3, by the Rz–control rule
(Fig. 4a), we can move the CNOT gate CX 4 to the
left so that it precedes Rz. Now, the CNOT gates
CX 3 and CX 4 share the control qubit, and by the
control–control rule (Fig. 4b) we can move CX 4 to
the left. As a result, when bi is mapped to qi, CX 1
layer 1 layer 2 layer 3
b1 •CX 1 CX 4
b2 •CX 3 Rz •
b3 •CX 2
b4
(b1, b2)
(b3, b4)
CX1
CX2 (b2, b3)
CX3
(b2, b1)
CX4
(b2)
Rz
(a) Standard DAG
(b1, b2)
(b3, b4)
(b2, b1)
(b2, b3)CX1
CX2
CX3
CX4
(b2)
Rz
(b) Extended DAG
Figure 3: Quantum circuit with 3 layers (top) and its
dependency graphs (bottom)
and CX 4 can be applied before swapping b2 and b3
to run CX 2, CX 3, and CX 5. This is not possible for
the circuit with fixed layers in Fig. 3 because CX 4 in
layer 3 cannot precede CX 2 in layer 2.
Because the partial order of gates in a circuit is nat-
urally modeled with a directed acyclic graph (DAG),
there are attempts, such as [19, 21], that considered
trivial commutation between consecutive gates that
do not share qubits. For example, Fig. 3a is a DAG
representation of the circuit in the top part of Fig. 3.
We call this standard-DAG formulation. Although
it is more flexible than the fixed-layer one, it still
may fall into suboptimal solutions: it leads to two
additional SWAP gates for the circuit in Fig. 3.
To overcome the suboptimality problem, Itoko et
al. [3] proposed a novel formulation taking into ac-
count gate commutation rules in combination with the
concept dependency graph that extends the standard-
DAG. The dependency graph depicts the true partial
order of gates as imposed by the commutation rules.
For example, the dependency graph of the circuit
in Fig. 3 is Fig. 3b. The dependency graphs with
less commutation rules than those in [3] were first
considered in [4]. Venturelli et al. [18] considered
commutation rules specific to their circuits of interest
3
Rz • • Rz
=
(a) Rz–control
• • • •
=
(b) Control–control
• •
=
Rx Rx
(c) Rx–target
• •
• = •
(d) Target–target
Figure 4: Standard commutation rules of quantum
gates
and proposed a solution based on a temporal planner;
however, unlike our approaches, they did not provide
systematic methods exploiting the rules. Recently, Li
et al. [19] independently proposed a heuristic algo-
rithm very similar to ours. To be precise, although
they do not explicitly consider commutation rules in
their heuristic, it is easy to modify their algorithm
to take into account our proposed dependency graph.
However, like other mappings, they only use SWAP
gates to map two-qubit gates to NISQ devices.
In this paper we also leverage transformation rules
other than SWAP gates. There are only few studies
considering transformation rules with Bridge gates
(aka., chain template, which is a decomposition of a
non-adjacent CNOT gate into adjacent CNOT gates),
e.g. [17, 22]. Although their main purpose was for the
synthesis of quantum circuit from a unitary matrix,
Shende et al. [22] hinted that quantum circuit map-
ping can be solved with only chain templates. Siraichi
et al. [17] provided exact and heuristic algorithms us-
ing both SWAP and Bridge gates, but they reported
the implementation of their heuristic in Qiskit [21]
did not perform well for non-synthetic circuits, which
may be caused by not using the dependency graph.
3 Problem Formulation
We propose a formulation of quantum circuit mapping
that takes into account gate commutation rules to
minimize the number of additional CNOT gates. We
first describe the notations used hereafter.
We use the term logical qubits to represent the
qubits in the original quantum circuit (denoted by
B). This is not to be confused with the term logical
qubits in the context of quantum error correction. We
use the term physical qubits to represent the qubits
of the quantum hardware (denoted by Q). For ex-
ample, B = {bi} and Q = {qj} denote logical qubits
and physical qubits in Fig. 1a and 1b, respectively.
Similarly, we call the input circuit logical (quantum)
circuit, and its corresponding output of quantum cir-
cuit mapping physical (quantum) circuit. The physical
circuit is equivalent to its logical circuit in terms of
computation, but may contain additional gates due to
coupling constraints. A coupling graph C = (VC , EC)
is a graph with physical qubits as nodes VC(= Q) and
coupled physical qubits as edges EC . We assume that
|B| = |Q| by adding ancillary qubits to B if |B| < |Q|.
A mapping of logical qubits to physical qubits can
be seen as a permutation function B → Q, which we
call a layout. A logical/physical circuit can be seen as
a list of gates acting on logical/physical qubits. We
say a physical circuit Lˆ complies with a coupling graph
C if, for any CNOT gate in Lˆ, its control and target
qubits are adjacent on C. A mapping of a logical
circuit L to a quantum computer with a coupling
graph C can be represented by an initial layout l0 of
qubits and a physical circuit Lˆ that complies with C.
The objective of quantum circuit mapping is to
find a cost-optimal physical circuit of a logical circuit.
In this paper, we consider the number of additional
CNOT gates as the cost of mapping to be minimized
because they are usually much noisier and consume
more time than single-qubit gates.
The problem of finding a corresponding physical
circuit of a logical circuit with minimum number of
CNOT gates is formalized as follows.
Minimum CNOT Gate Mapping (MCGM)
Given a logical circuit L, the coupling graph C of a
quantum hardware, and a set of commutation rules
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(b1, b2, b3, b4) 
→ (q1, q2, q3, q4)
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=
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Figure 5: Overview of our circuit mapping based on Minimum CNOT Gate Mapping (MCGM) formulation
R, find an initial layout l0 and an equivalent physical
circuit Lˆ with fewest CNOT gates and complying with
C.
Note that fixed-layer and standard-DAG formula-
tions in many previous work can be regarded as special
cases of MCGM: the former with R = ∅, and the lat-
ter with R containing trivial commutation between
consecutive gates that do not share qubits. In the next
section, we propose algorithms that utilize the com-
mutation rules in Fig. 4 for R in MCGM because they
are complete for rules involving two consecutive gates
from the universal gate set {Rx, Rz, CNOT}. Here
Rx and Rz denote single-qubit rotation (respectively,
around x-axis and z-axis) gates. Without loss of gen-
erality, we can assume any input circuit is composed
of gates from the universal gate set.
4 Algorithms
We show how to solve the MCGM with an exact al-
gorithm based on dynamic programming (DP), and a
heuristic algorithm based on a look-ahead scheme. To
minimize the number of additional CNOT gates, both
algorithms resort to minimizing the number of addi-
tional SWAP and Bridge gates, each of which require
three additional CNOT gates. Note that a Bridge gate
can only be applied to run a CNOT gate when the dis-
tance of control and target qubits of the CNOT gate
is exactly two. Both algorithms are the extension of
those minimizing SWAP gates introduced in [3]. The
exact algorithm can obtain optimal solutions but be-
cause of its expensive computational time it can only
be used for small circuits. The heuristic algorithm
can obtain good solutions for larger circuit within rea-
sonable amount of computational time. The building
blocks of the algorithms are dependency graphs and
blocking gates, as explained below. Figure 5 shows
the overview of our circuit mapping algorithms.
Dependency Graph A dependency graph D =
(VD, ED) is a DAG that represents the precedence
relation of the gates in an input circuit taking commu-
tation rules into account. The nodes VD correspond
to the gates in the logical circuit, and the edges ED
to the dependencies in the order of gates. A gate gi
precedes gj under the commutation rules if and only
if there exists a path from gi to gj on D. See Fig. 3
for examples of dependency graphs: one for trivial
commutation rules of gates that do not share qubits,
and the other for commutation rules in Fig. 4. The
labels below a gate (node) in the dependency graphs
represent the logical qubits that the gate acts on, e.g.,
CX 1 acts on (b1, b2).
We can construct a dependency graph D from a
given logical quantum circuit, as in Fig. 1a, in a
straightforward manner as follows (see Appendix for
the details). We check all pairs of the gates VD in
the circuit, and include an edge (gi, gj) in ED if the
following conditions are satisfied: (1) gi and gj share
at least one logical qubit b, and (2) the set of gate
symbols from gi to gj on each shared b in the logical
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Resolved gates
Unresolved gates
Blocking gates
Figure 6: Blocking gates in dependency graph
quantum circuit is not a subset of Rz, • (i.e, Rz gate
and control of CNOT gate), and, is not a subset of
Rx,⊕ (i.e., Rx gate and target of CNOT gate).
Blocking Gates Both exact and heuristic algo-
rithms take the same strategy by resolving the gates
in the dependency graph D one by one. They main-
tain the progress by recording blocking gates which
is defined as leading unresolved gates in D as shown
in Fig. 6. For a given gate set G (usually a blocking
gate set), we define blocking gates from G for l by
blocking gates after running leading gates that comply
with the coupling graph C repeatedly starting from G
under the layout l. At the starting point of mapping,
the gates with no in-edges in D, say G0, can be seen
as blocking gates. For a given initial layout l, we
define initial blocking gates for l (denoted by K0(l))
by blocking gates from G0 for l.
4.1 Exact algorithm
We design an exact algorithm to solve MCGM based
on DP. To achieve this, we define a state similar to
DP by (l,K), a pair of a layout l and blocking gates
K.
A transition between a pair of states occurs when
a SWAP or Bridge gate is inserted. For example,
let us consider the logical circuit and dependency
graph as in Fig. 5 and the coupling graph as in
Fig. 1b. Then, the blocking gates from {CX 1,CX 2}
for an initial layout l0 : (b1, b2, b3, b4) 7→ (q1, q2, q3, q4)
is {CX 2}. This is because the leading CX 1 can
be run, but CX 2 blocks the rest of the gates.
If we choose the SWAP gate between b2 and b3,
SWAP(b2, b3), (or equivalently SWAP(q2, q3) under
l0), it changes the state (l0, {CX 2}) to another state
((b1, b2, b3, b4) 7→ (q1, q3, q2, q4), {CX 4}). Alternately,
we can choose the Bridge gate from q3 = l0(b3) to
q4 = l0(b4) via q2 to run CX 2 = CNOT(b3, b4), where
for simplicity we denote the mapping of a logical
qubit bi to a physical qubit qj under layout l0 as
qj = l0(bi). The replacement of CNOT with the
Bridge gate changes the state (l0, {CX 2}) to another
state (l0, ∅). That is, the replacement does not change
the layout but it updates the blocking gates {CX 2} to
∅. After CX 2 is run as the Bridge gate, all the remain-
ing gates can be run under the same layout l0. This
example shows how Bridge gates can play important
roles to realize better circuit mapping algorithms.
Let f(l,K) denote the minimum number of addi-
tional SWAP and Bridge gates required to reach a
state (l,K) starting from any initial state. Here an
initial state is a state defined by (l,K0(l)) for an initial
layout l. The minimum number of SWAP and Bridge
gates in mapping is thus the minimum value of f(l, ∅)
for all possible ls. This can be computed as follows.
The algorithm first sets 0 to f of the initial states then
checks the states that can be reached with one SWAP
or Bridge gate (and set 1 to fs of the states that have
not yet seen), those reached with two SWAP and/or
Bridge gates (and set 2 to the newly-checked states),
and so on. The algorithm terminates when it reaches
a state whose set of blocking gates is empty. Note
that each state is activated at most once because of
the minimality of f . See Algorithm 1 for details. The
optimal gate list Lˆ can be obtained by memorizing
the gates resolved by each of the swaps that update
f at line 10 and traversing from the last state in the
opposite direction.
4.2 Heuristic algorithm
We first review the original heuristic algorithm [3],
and then describe how to extend it to handle both
SWAP and Bridge gates.
The original look-ahead heuristic algorithm takes
into account not only the blocking gates but also the
other unresolved gates in the selection of a qubit pair
to be swapped. The look-ahead approach is different
from that in the fixed-layer approaches [13, 15] be-
cause it does not require any definition of layers. The
idea of the look-ahead mechanism is as follows. With
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Algorithm 1 DP-based exact algorithm for MCGM
IN: A dependency graph D = (VD, ED) with logical
qubits B, a coupling graph C = (VC , EC) with physi-
cal qubits Q
OUT: The minimum number of SWAP and Bridge gates
in mapping of D to C
1: S ← {(l,K0(l)) | layout l from B to Q} // active
states
2: f(l,K)← 0 for all initial state (l,K) ∈ S
3: while True do
4: S′ ← ∅ // next active states
5: for all state (l,K) in S do
6: for all edge e in EC do
7: l′ ← layout after swapping e of l
8: K′ ← blocking gates from K for l′
9: if f(l′,K′) is not yet defined then
10: f(l′,K′)← 1 + f(l,K)
11: S′ ← S′ ∪ {(l′,K′)}
12: end if
13: if K′ = ∅ then return f(l′,K′)
14: end for
15: for all CNOT gate g (acting on (bi, bj)) in K
do
16: if distance between l(bi) and l(bj) on C = 2
then
17: l′ ← l // no change in layout
18: K′ ← blocking gates from K \ {g} for l
19: Do the same procedure between line 9 and
13
20: end if
21: end for
22: end for
23: S ← S′
24: end while
regards to a layout l, for each unresolved two-qubit
gate g we can compute the length of the shortest path
between the two qubits of g as the minimal number of
SWAP gates required to apply g. Thus, the number of
SWAP gates of the layout l is proportional to the total
length of the shortest paths of all unresolved two-qubit
gates. Slightly modifying the layout l with swapping
(qi, qj), denoted as l˜(qi, qj), may decrease the length of
the shortest paths at some unresolved two-qubit gates;
but, it may also increase those at other unresolved
gates. The look-ahead heuristic prefers modifying the
layout so that the total length of the shortest paths
Algorithm 2 Look-ahead heuristic algorithm for
MCGM
1: C: a coupling graph, D: a dependency graph
2: Initialize blocking gates K as the gates with no in-
edges in D and layout l as the given initial layout.
3: loop
4: Run the gates complying with C and update K.
5: if K = ∅ then terminate
6: Compute the swap score for each edge in C.
7: Let (qs, qt) be the edge with the highest swap score.
8: Let (bs′ , bt′) 7→ (qs, qt) be the current mapping in l.
9: Let S ⊆ K be CNOT gates whose acting qubits has
distance two in C for l.
10: if S is not empty and the highest swap score < 1
then
11: Replace some g ∈ S acting on (qs, qt) in l by
Bridge gate between (qs, qt).
12: continue
13: end if
14: if the swap of the mapping at (qs, qt) in l decreases∑
g∈K SP(g, l) then
15: Swap the mapping, i.e., (bs′ , bt′) 7→ (qt, qs).
16: else
17: Choose any gate gˆ in K and add swap gates that
strictly decrease c(l, {gˆ}) until gˆ is resolved.
18: end if
19: end loop
is reduced.
The pseudocode of the look-ahead heuristic algo-
rithm in Algorithm 2, while the lines from 9 to 13
are for considering Bridge gates. Like the exact one,
the heuristic algorithm also maintains a layout l and
blocking gates K; however unlike the exact one, we
assume that an initial layout is given. The heuristic
algorithm updates K at the beginning of each loop.
If K is empty, it terminates. Otherwise, it selects a
qubit pair to be swapped based on its swap score, i.e.,
the difference in the sum of the length of the shortest
paths before and after swapping the qubit pair. Note
that the selected qubit pair should be an edge of the
coupling graph C. Let U be a subset of unresolved
CNOT gates including the current K and SP(g, l) be
the length of the shortest path from the two qubits
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of g with regards to the layout l. The (swap) score
of a qubit pair (qi, qj) ∈ C with l and U is defined as
follows:
score((qi, qj), l, U) = c(l, U)− c(l˜(qi, qj), U),
c(l, U) =
∑
g∈U
γ(g) SP(g, l),
where l˜(qi, qj) denotes the layout after swapping
(qi, qj) from l, and γ(g) denotes the weight of the short-
est path of the gate g. To prefer swapping a qubit
pair reducing shortest paths of blocking gates and
other unresolved gates close to them, we let γ(g) = 1
for g ∈ K and γ(g) = αd(K,g) (0 < α < 1) for g /∈ K,
where d(K, g) denotes the longest path length among
the paths from g′ ∈ K to g /∈ K. At each loop of
Algorithm 2, SWAP gates are added at either line 15
or at line 17. The former always decreases the length
of the shortest paths of blocking gates, while the latter
always decreases the size of K. This guarantees the
termination of the algorithm after a finite number of
loops.
The extension of the algorithm to handle Bridge
gate can be realized by defining the score for re-
placing non-adjacent CNOT by Bridge gate. Since
Bridge gate does not change the layout, we can define
score((qi, qj), l, U) = 1 for any (qi, qj) ∈ EC such that
(qi, qj) = (l(bi′), l(bj′)) for a CNOT gate acting on
(bi′ , bj′) and the distance between (qi, qj) is two. Such
extension are depicted at the lines from 9 to 13 in
Algorithm 2.
5 Experimental Results
We conducted two set of experiments: applying our
exact algorithm to compare the effectiveness of our
formulation against others, and evaluating the perfor-
mance of our heuristic algorithm against state-of-the-
art algorithms. Both were conducted on a laptop PC
with an Intel Core i7-6820HQ 2.7 GHz and 16 GB
memory.
5.1 Comparison with other formula-
tions without commutation rules
and Bridge gates
In the first set of experiments, we compared the opti-
mal numbers of additional gates with our formulation
to those with the fixed-layer and standard-DAG ones.
We obtained the optimal numbers of additional gates
by applying our exact algorithm discussed in Sec-
tion 4-4.1. To obtain the optimal numbers for the
other formulations, we added extra edges to the depen-
dency graphs so that they represent the fixed layers
and standard-DAG formulation, and applied our ex-
act algorithm to them. We used random circuits with
five or six qubits. Each circuit contained 100 gates in
which each gate was either a Rz, H, or CNOT gate
with probability of 25%, 25%, or 50%, respectively.
Here H is a single-qubit gate called the Hadamard
gate.
Table 1 shows the comparison of additional gates
for our formulation and other formulations. Recall
that each of SWAP and Bridge gate introduces three
extra CNOT gates as in Fig. 2a and 2b, so the total
number of additional CNOT gates is exactly three
times the number of additonal SWAP and Bridge
gates. By comparing our formulation (Proposed) with
standard-DAG formulation (Std-DAG), we observed
that Proposed had smaller numbers of additional gates.
We succeeded in reducing the numbers of additional
SWAP and Bridge gates by more than 10% even
from standard-DAG formulation, which is slightly
better than fixed-layer formulation (Fixed-layer) as
expected. By comparing Proposed with the original
formulation without Bridge gates (No-Bridge), we can
see that Bridge gates indeed improve optimality of
the formulation. Unfortunately, the runtime of the
exact algorithm grows exponentially with the number
of qubits and gates: all runs are within ten hours for
instances of random circuits with up to 8 qubits and
100 gates. For larger circuits, we have to use heuristic
algorithms to obtain near-optimal solutions.
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Table 1: Comparison of averages of optimal numbers of additional SWAP and Bridge gates of our formulation
(at the Proposed column) and those of fixed-layer and standard-DAG formulation for 10 random circuits.
The average numbers of Bridge gates are stated in (·). The No-Bridge column lists the optimal numbers of
SWAP gates from the original algorithm in [3]. (|B|: Number of qubits used in circuit)
|B| Coupling Fixed-layer Std-DAG Proposed No-Bridge
5 ibmqx4 9.4 (3.4) 8.9 (2.6) 7.2 (1.1) 7.4
6 2× 3 11.8 (1.7) 11.7 (2.0) 10.1 (1.4) 10.7
5 LNN 22.1 (6.3) 21.8 (7.0) 19.5 (4.4) 21.2
6 LNN 28.2 (6.3) 27.5 (8.0) 23.7 (5.3) 26.4
5.2 Comparison with other heuristic
algorithms for larger circuits
In the second set of experiments, we evaluated the per-
formance of the heuristic algorithm against two state-
of-the-art heuristic algorithms. One is a randomized
heuristic algorithm (called QRAND) implemented in
Qiskit, which is a Python software development kit
for quantum programming [21]. The other one is
an A∗-based heuristic search algorithm (called ZPW)
proposed by Zulehner et al. [15]. Their C++ imple-
mentation is available to the public, including their
test circuit data, which originated from the RevLib
benchmarks [23]. From their data, we chose 44 cir-
cuits with #qubits (|B|) ≥ 10 and #gates ≤ 50, 000
for the experiment. For all the circuits, we computed
the mappings to the IBM Q 16 Rueschlikon V1.0.0
(ibmqx3) coupling architecture [24]. We implemented
our algorithm on top of Qiskit v0.6. We set the pa-
rameter α = 0.5 and restricted the g of d(K, g) to the
gates within ten steps from K.
The proposed heuristic algorithm outperformed
QRAND and ZPW for all instances. See Table 2 for all
results. The numbers of additional SWAP and Bridge
gates in the mappings with the heuristic algorithm
(Proposed) decreased by 10.0–72.3% (Avg. 53.2%)
and 10.9–48.8% (Avg. 34.7%) from those of QRAND
and ZPW, respectively. Even without Bridge gates
(No-Bridge), in the mappings with commutation rules
the numbers of additional SWAP gates decreased by
10.0–72.3% (Avg. 45.5%) and 7.1–42.1% (Avg. 23.8%)
from those of QRAND and ZPW, respectively. From
the columns of Proposed and No-Bridge, we can con-
firm that Bridge gates can find better mappings in
almost all cases except for a few small circuits. The
numbers of additional gates decreased by 14.2% on
average. This implies, in spite of larger search space
due to the consideration of Bridge gates, the proposed
heuristic algorithm can efficiently explore it to find
better solutions. All runs of heuristic algorithms were
less than 15 minutes.
Since we needed to give the initial layout l0 for our
algorithm and QRAND, we used the trivial layout
l0 : (b1, . . . , b|Q|) 7→ (q1, . . . , q|Q|). There is still a
possibility to furtherly reduce additional gates by
finding a good initial layout for the heuristics. For
our algorithm, we added post processing to remove
leading useless SWAP gates by changing the given
initial layout. The reverse traversal technique by Li et
al. [19] can be applied instead of the post precessing,
and to find a better initial layout.
6 Conclusion
We addressed the problem of mapping quantum cir-
cuits to NISQ computers, whose operations are lim-
ited by their coupling architecture, with as few addi-
tional gates as possible. Our proposed solution to the
mappings is to use gate commutation rules and gate
transformation rules in the form of SWAP and Bridge
gates. Many previous studies have not yet consider
such gate commutation rules and Bridge gates to re-
duce additional gates in the mappings. We developed
exact and heuristic algorithms that take advantage of
such rules. Comparing them with the state-of-the-art
circuit mapping algorithms, we confirmed that our
proposed algorithms can find better mappings with
fewer additional gates for the circuits of a popular
benchmark dataset.
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Table 2: Comparison of numbers of additional SWAP and Bridge gates in mappings with our proposed
heuristic algorithms (Proposed), its original one without Bridge gates (No-Bridge), as well as QRAND and
ZPW for circuits with 10 to 16 qubits from RevLib benchmark. The composition of the numbers of SWAP
and Bridge gates of Proposed are listed in the (#SWAP+#Bridge) column. (|B|: Number of qubits used in
circuit)
Circuit name |B| #gates QRAND ZPW No-Bridge Proposed (#SWAP+#Bridge)
mini alu 305 10 173 80 46 40 41 (28+13)
qft 10 10 200 82 40 33 33 (33+0)
sys6-v0 111 10 215 116 67 46 34 (22+12)
rd73 140 10 230 100 58 49 34 (23+11)
ising model 10 10 480 18 14 12 12 (12+0)
rd73 252 10 5,321 2,054 1,541 1,212 999 (644+355)
sqn 258 10 10,223 4,060 2,867 2,254 1,875 (1,108+767)
sym9 148 10 21,504 8,001 5,907 4,456 3,770 (1,856+1,914)
max46 240 10 27,126 10,833 8,012 5,905 4,932 (2,573+2,359)
wim 266 11 986 385 269 225 155 (65+90)
dc1 220 11 1,914 721 548 446 329 (154+175)
z4 268 11 3,073 1,200 907 718 600 (364+236)
life 238 11 22,445 9,181 7,209 5,264 4,539 (2,638+1,901)
9symml 195 11 34,881 14,470 10,682 8,124 6,630 (3,909+2,721)
sym9 146 12 328 173 85 66 51 (33+18)
cm152a 212 12 1,221 423 341 269 175 (76+99)
sqrt8 260 12 3,009 1,263 956 728 587 (377+210)
cycle10 2 110 12 6,050 2,701 1,856 1,518 1,192 (725+467)
rd84 253 12 13,658 5,817 4,271 3,271 2,784 (1,777+1,007)
rd53 311 13 275 162 98 77 68 (53+15)
ising model 13 13 633 28 28 18 18 (18+0)
squar5 261 13 1,993 797 605 422 446 (285+161)
radd 250 13 3,213 1,347 951 721 623 (382+241)
adr4 197 13 3,439 1,529 1,044 806 675 (422+253)
root 255 13 17,159 7,172 5,417 4,070 3,516 (2,160+1,356)
dist 223 13 38,046 16,548 11,930 9,326 7,879 (4,952+2,927)
0410184 169 14 211 88 76 44 45 (35+10)
sym6 316 14 270 123 70 65 58 (41+17)
cm42a 207 14 1,776 677 494 402 321 (207+114)
cm85a 209 14 11,414 4,906 3,598 2,694 2,370 (1,395+975)
clip 206 14 33,827 14,845 11,011 8,187 6,855 (4,185+2,670)
sao2 257 14 38,577 16,974 12,511 9,188 7,479 (4,691+2,788)
rd84 142 15 343 192 103 67 56 (39+17)
misex1 241 15 4,813 1,844 1,520 1,216 1,067 (602+465)
square root 7 15 7,630 3,243 2,369 1,504 1,546 (1,393+153)
ham15 107 15 8,763 3,635 2,552 1,979 1,685 (980+705)
dc2 222 15 9,462 4,112 2,933 2,326 1,798 (1,099+699)
co14 215 15 17,936 8,423 6,566 4,318 3,294 (1,780+1,514)
cnt3-5 179 16 175 69 54 38 35 (23+12)
cnt3-5 180 16 485 183 124 98 88 (49+39)
qft 16 16 512 296 117 82 82 (82+0)
ising model 16 16 786 20 24 18 18 (18+0)
inc 237 16 10,619 4,351 3,138 2,542 2,098 (1,198+900)
mlp4 245 16 18,852 8,104 6,212 4,547 3,988 (2,495+1,493)
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Appendix
Construction of Dependency Graph
We give the whole algorithm for constructing dependency
graph in Algorithm 3. The algorithm is specifically tailored
to the commutation rules shown in Fig. 4. That is why
the commutation rules are not stated as the input to the
algorithm.
Algorithm 3 Constructing dependency graph
IN: List of gates L in a given logical circuit
OUT: Dependency graph D
1: VD ← {g | g ∈ L} // node set of D
2: ED ← ∅ // edge set of D
3: for all gate pair (gi, gj) such that i < j in L do
4: for all common acting qubit b of gi and gj do
5: S ← {s | symbol s between gi and gj on b}
6: if S 6⊆ {Rz, •} and S 6⊆ {Rx,⊕} then
7: ED ← ED ∪ {(gi, gj)}
8: end if
9: end for
10: end for
11: return (VD, ED)
Note that the dependency graph obtained by the algo-
rithm is redundant. If necessary, the minimal set of edges
can be obtained by checking each of the edges in ED and
removing the edge (s, t) if there exists a path from s to t
in the graph with reduced edge set excluding (s, t).
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